Digi NS9750 Uživatelský manuál stáhnout pdf (Strana 72)

Domů
Digi
ne
NS9750
Uživatelský manuál

Stažení
Sdílet

Sdílení
Přidat do mých příruček
Tisk

LCD timing

68       

NS9750B-A1 Datasheet 03/2006

Horizontal timing for STN displays

Vertical timing for STN displays

Horizontal timing for TFT displays

Vertical timing for TFT displays

L15L15

L6L6

L17

L4L2L1

Valid Display DataBlanking Blanking

CLLP

CLCP

CLD[7:0]

L16L16L15L15

L14

L13

L12

L14

L13

Valid Display Data Valid Display DataBlank LinesBlank Lines

CLFP

CLLP

CLD[7:0]

L5L5

L6L6

L4L2

L1 L2

Active Display DataBlanking Blanking

CLLP

CLCP

CLAC

CLD[23:0]

Active Display Data BlankingActive Display DataBlanking

L11L11

L10

L9L7

CLFP

CLLP

CLAC

1 2 ... 67 68 69 70 71 72 73 74 75 76 77 ... 87 88

NS9750B-A1 Datasheet 1
Contents 3
NS9750B-A1 Datasheet 03/2006 4
NS9750B-A1 Features 5
2        6
System-level interfaces 8
System configuration 9
Table 2: PLL ND[4:0] 10
Pin name Configuration bits 10
General Purpose ID register 11
System boot 12
System Clock 13
NS9750B-A1 14
USB clock 15
System Memory interface 16
Pin # Signal Name 17
I/O Description 17
Name I/O Description 20
Ethernet interface 22
Clock generation/system pins 23
PCI interface 24
PCI/CardBus signals 26
24        28
GPIO MUX 29
Pin # Signal name 30
Table 12: GPIO MUX pinout 30
USB Power 35
Controller 35
CLSTN[0] 36
MLSTN[0] 36
CUSTN[0] 37
RED[0] 38
GREEN[0], BLUE[0] 38
C interface 39
USB Interface 39
Reserved pins 41
Address and register maps 42
BBus peripheral address map 43
Electrical characteristics 44
Maximum power dissipation 45
Typical power dissipation 45
DC electrical characteristics 46
USB DC electrical outputs 47
44        48
Power sequencing 49
Memory timing 50
SDRAM burst read (16-bit) 51
SDRAM burst write (16-bit) 52
SDRAM burst read (32-bit) 52
SDRAM burst write (32-bit) 53
SDRAM load mode 54
SDRAM refresh mode 54
Clock enable timing 54
SRAM timing 55
52        56
 WTWR = from 0 to 15 60
       57 61
58        62
Ethernet timing 63
Ethernet MII timing 64
Ethernet RMII timing 64
PCI timing 65
Internal PCI arbiter timing 66
64        68
C timing 69
LCD timing 70
68        72
LCD output timing 73
SPI timing 74
72        76
IEEE 1284 timing 77
USB timing 78
USB full speed load 79
USB low speed load 79
       80
JTAG timing 81
Clock timing 82
       79 83
Packaging 84
NS9750B-A1, 388 BGA 86
Product specifications 87

Komentáře k této Příručce

Žádné komentáře

Digi NS9750 Uživatelský manuál Strana 72

Komentáře k této Příručce

Související produkty a manuály pro ne Digi NS9750